In integrated circuit technology, a potential reliability problem arises due to voids that form in aluminum interconnection lines where they cross the SiO~-insulated polycrystalline silicon (polysilicon) regions. Not only do these voids cause thinning of the A1 lines which m a y then burn out at high current densities, but the voids are also potential sites for accumulation of chemical residues which could lead to a long term deterioration of the integrated circuit. This study examined the formation and structure of step profiles at SiO2-insulated polysilicon boundaries and voids in A1 lines crossing the boundaries. The formation and structure were studied as a function of process variables including delineation of the polysilicon boundary, chemical vapor deposition or thermal growth of the SiO2 insulation, evaporation of the A1 layer, and delineation of the A1 line pattern. The addition of A r gas at a pressure of 0.1 to 10 milliTorr to the A1 evaporation chamber resulted in excellent step coverage and eliminated the A1 void formation, even in the case of very steep step profiles.
In field effect transistor (FET) integrated circuit technology a potential reliability problem arises due to voids that form in the A1 interconnection lines where they cross the boundaries of polycrystalline silicon (polysilicon) regions. Not only do these voids cause thinning of the A1 lines which m a y then burn out at high current densities, but the voids are also potential sites for accumulation of chemical residues which could lead to a long term deterioration of the integrated circuit. Chemical vapor deposited (CVD) polysilicon is commonly used for gate regions and interconnection lines. Additional interconnection capability is provided by vacuum evaporated A1 lines which must cross over and be insulated from the polysilicon regions. Typically, the polysilicon lines are covered with an insulating layer of t h e r m a l l y grown or CVD SiO2. Chemical etching is commonly used to define the A1 lines, and large voids in the A1 lines m a y occur at the polysilicon boundary. During chemical etching, any small opening between the A1 and SiO2 layers is enhanced at the crossing point, forming a void and thinning the line which can affect integrated circuit reliability (1) . The scanning electron microscope (SEM) photograph in Fig. 1 shows a crosssectional view of such an enhanced void in an A1 line.
Several authors (1) (2) (3) (4) (5) (6) (7) (8) have considered the reliability problem of A1 line coverage over SiO2 steps in integrated circuits and the means to alleviate it. For example, one technique utilizes high t e m p e r a t u r e (e.g.
1000~
reflow of a deposited phosphorous-rich glass Layer (4, 5) , while another uses ion implantation to locally alter the etching rate of an insulating SiO2 layer (6) . Both techniques use additional processing to smooth the step profile. Additional t h e r m a l treatments or ion implantations, however, are not always practical or desirable. To the contrary, often the reduction of thermal treatments to reduce spreading of i m p u r i t y profiles, and reduction in the n u m b e r of implantation steps to simplify fabrication are important concerns, p a r t i c u l a r l y in v e r y high density integrated circuits (10) . Therefore, one objective of this study was to try to determine the relationship of processing procedures to step profile formation and to subsequent A1 void formation. The formation of the step profile and the void structure was monitored throughout the process-* Electrochemical Society Active Member.
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ing sequence in order to identify procedures that would minimize A1 void formation. Early in the work, it was observed that voids often occurred only on one side of a line structure. This phenomena of preferential location suggested that gas directionality during SiO2 deposition, a n d / o r the A1 evaporation geometry, might be contributing to void formation. Consequently, a second objective was to attempt to identify a solution to the void problem by altering the layer deposition process itself.
Experimental Conditions
A photolithographic masking pattern consisting of varying line widths and spaces (1-25 #m wide) was 
Fig. 2. Processing sequence
used in this study. Stripes were delineated in a 3500A CVD polysilicon film deposited on a 3O0A thermally grown SiO~ on a silicon substrate. The processing sequence for fabricating the polysilicon stripes is shown in Fig. 2 . The CVD polysilicon was deposited in a Nitrox reactor by decomposing Sill4, 10% in N2 (by volume); flowing at 0.67 liters/rain in an N2 carrier gas flow of 33.5 liters/min. The substrate temperature during deposition was 650~ The calculated linear gas stream velocity was 7.3 cm/sec at room temperature. After delineation, the polysilicon stripes were covered with an insulating layer of thermally grown or CVD SIO2, or a hybrid of the two oxide layers (9), as shown in Fig. 2D and 2E. The thermal oxidation process was carried out at 1000~ and employed dry oxygen-water vapor-dry oxygen gases sequentially which is referred to here as a dry-wet-dry (DWD) sequence. The CVD SiO2 deposition conditions were: substrate temperature, 800~ Sill4 flow rate, 0.77 liters/min of 1% Sill4 in N20 (by volume); N20 flow rate, 0.53 liters/min; and N2 carrier gas flow rate 51.5 liters/min. The polysilicon stripes were oriented either parallel or perpendicular to the gas flow during the CVD SiO~ deposition. Aluminum layers (500-8000A) were evaporated on top of the oxide. The A1 was evaporated either in high vacuum or in an Ar background pressure of 0.1 to 10.0 milliTorr using a resistive heated crucible. The A1 lines were delineated with wet chemical etching using a line mask pattern oriented at 90 ~ to the underlying polysilicon stripes. The A1 source was oriented at an angle of 13 ~ to the normal to the substrate surface, and the polysilicon stripes were oriented either parallel or perpendicular to the A1 flux.
During the processing, wafers were culled following all major fabrication steps. Samples were cleaved across the polysilicon stripes to examine etch angles and CVD step profiles. Extensive use was made of the scanning electron microscope in examining cross sections and surface topography. To detect voids at the A1 crossover points, the surface topography was examined at shallow SEM angles of 20~ ~
Step profiles.--The vertical topography or step profile at the boundary of an oxide-covered polysilicon Fig. 3 . An oxide pattern is used to delineate the polysilicon line, and the oxide is undercut during polysilicon etching as shown in Fig. 3A (X) . If retained, this undercut oxide layer leads to a negatively sloped insulation oxide profile, even when CVD SiO2 is used. Furthermore, any residue from the etching step may be trapped under the oxide ledge as shown in Fig. 3A (X) , possibly leading to a long term contamination problem (3). 
SCIENCE AND TECHNOLOGY
August 1979 line, if steep, is conducive to the formation of voids in A1 interconnection lines. Four step profiles which can lead to void formation are shown in
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As shown in Fig. 3B , if the undercut oxide defining layer is removed by dissolving in HF, then the thin SiO2 gate insulator is etched a w a y under the polysilicon stripe. Although CVD SiO2 can give a favorable step profile for A1 line coverage, in this case a thin oxide b r e a k d o w n problem can occur at the edge of the polysilicon (X) due to the undercut gate oxide. Replacing the CVD insulation oxide with a thick therm a l l y grown SiO2 layer, as shown in Fig. 3C , overcomes the gate oxide b r e a k d o w n problem but leads to a much steeper step profile. In addition, the long thermal cycle required to grow the DWD SiO2 at high t e m p e r a t u r e is less attractive in terms of i m p u r i t y p r ofile control and processing time.
A hybrid insulation layer consisting of thermal oxide to prevent edge breakdown and CVD SiO2 to improve the step profile and reduce processing time is shown in Fig. 3D (9) . Compared to the thermal oxide profile of Fig. 3C , the hybrid oxide approach reduces but does not necessarily eliminate the negative oxide slope. In our work with 500A gate oxides, we have examined a variety of layer thicknesses for the thermal CVD h y b r i d case, and prefer to use a 1000A DWD SiO2 layer followed by a 3000A CVD oxide film.
Of the four insulation approaches illustrated in Fig.  3 , only those of C and D which use thermal oxide to avoid gate edge b r e a k d o w n are electrically acceptable. However, the structures shown in Fig. 3C and 3D have abrupt oxide profiles and a small opening can develop under an A1 layer when it is subsequently deposited on the oxide-covered structure. During deftnition of the A1 interconnection line by chemical etching, any small opening between the A1 and SiO9 layers is enhanced at the crossing point, forming a void in the A1 line. This thins the line and can affect the integrated circuit reliability.
Voids.--Very often, voids in the A1 lines were observed to form only on one side of the polysilicon stripe. This phenomena is shown in Fig. 4A . This preferential void formation could not be ascribed to step profiles alone because no process-related asymmetries were observed, for example, in the polysilicon etching and doping procedures, or with the gas flow direction during CVD SiO2 deposition. Even when extreme step profiles were intentionally produced, voids still formed preferentially. Thus it became apparent that the step profile was not the prime contributor to void formation. Subsequently, it was e x p e r i m e n t a l l y verified that the A1 source position relative to the stripe position was responsible for the preferential void formation. Figures 4A and 4B show the location of voids for the A1 flux perpendicular to and parallel to the polysilicon stripes, respectively. The A1 flux direction is indicated by arrows in the photographs. Figure 4A shows voids occurring on the downstream side of the polysilicon stripes. This was a consistent observation for the vacuum evaporation case when A1 flux lines w e r e essentially perpendicular to the stripes. The perpendicular flux case shown in Fig. 4A gave voids that were large, more uniform in size, and preferentially located on one side of the stripes. In comparison, the parallel flux case shown in Fig. 4B gave voids that were smaller, more variable in size, and located r a n d o m l y on either side of the polysilicon stripes. These observations were consistent irrespective of A1 film thickness.
Al evaporation in vacuum.--
It is proposed that in both cases the void location, relative size, and size uniformity are related to the degree of shadowing produced by either the stripe itself, or by protrusions along the i r r e g u l a r edge of the stripe. Consistent with this hypothesis is the observation that gross shadowing effects by the line itself produce large, uniform, and preferentially oriented voids, while more random shadowing effects due to lin e edge irregularities produce voids of variable size and uniformity, at nonpreferential locations. The SEM photographs of Fig. 5A and 5B show cross-sectional views of voids corresponding to perpendicular a n d parallel A1 fluxes, respectively.
Al evaporation in argon.--In an effort to obtain voidfree A1 step coverage even over severely recessed step profiles, A1 evaporations were performed in A r with background pressures of 0.1 to 10.0 milliTorr. The use of the A r atmosphere gave excellent step coverage even with severe step profiles. A possible mechanism for the improved coverage might be that through molecular collisions the A r atoms reduce the m e a n -f r e e path and provide a more random direction to the depositing A1 atoms. Figure 6 shows a 3500A polysilicon step covered with 4000A of CVD SiO2 and crossed by a 1500A thick A1 line evaporated in a 6 milliTorr A r atmosphere. Similar void-free coverage was obtained for A1 films up to 8000A. In addition, a variety of combinations of A1 thicknesses and gtep profiles were examined and in all cases the A1 coverage over the step exactly followed the step profile without exhibiting a n y of the void formation observed with vacuum evaporations.
Listed in Table I are the deposition rate and resistivity for the A1 films deposited in Ar. Increasing the A r pressure decreases the A1 deposition rate and the resistivity of the A1 film. An acceptable balance of these factors was achieved at an A r background pressure of about 4 to 6 milliTorr. For this pressure range, the A1 resistivity is close to that reported for bulk aluminum at room t e m p e r a t u r e which is 2.82 ~a-cm. The ~esistivity values obtained at lower argon pressures (0.5-2 milliTorr) are higher. The cause of this is not yet understood.
Summary
In this study, the formation and structure of voids in A1 interconnection lines crossing oxide-covered polysilicon steps were examined as functions of the deposition or growth of the insulating SiO2 layer between the A1 and polysilicon layers, and the deposition and delineation of the A1 interconnection pattern. The size, uniformity, and location of voids is strongly dependent on the relative alignment between the incident A1 flux and the polysilicon stripes. The edge profile was a lesser factor, while the CVD SiO2 gas flow direction was insignificant to void formation. The addition of A r gas at a pressure of about 4-6 milliTorr to the A1 evaporation chamber resulted in excellent step coverage and eliminated the A1 void formation, even in the case of severely undercut step profiles, without serious degradation of the A1 resistivity.
